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ABSTRACT 
 
The Digital Image processing applications like medical imaging, satellite imaging, Biometric trait images 
etc., rely on multipliers to improve the quality of image. However, existing multiplication techniques 
introduce errors in the output with consumption of more time, hence error free high speed multipliers has 
to be designed. In this paper we propose FPGA based Recursive Error Free Mitchell Log Multiplier 
(REFMLM) for image Filters. The 2x2 error free Mitchell log multiplier is designed with zero error by 
introducing error correction term is used in higher order Karastuba-Ofman Multiplier (KOM) 
Architectures. The higher order KOM multipliers is decomposed into number of lower order multipliers 
using radix 2 till basic multiplier block of order 2x2 which is designed by error free Mitchell log multiplier. 
The 8x8 REFMLM is tested for Gaussian filter to remove noise in fingerprint image. The Multiplier is 
synthesized using Spartan 3 FPGA family device XC3S1500-5fg320. It is observed that the performance 
parameters such as area utilization, speed, error and PSNR are better in the case of proposed architecture 
compared to existing architectures. 
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1. INTRODUCTION 
The multipliers play an important role in Digital Signal Processing (DSP) applications, where 
complex computations are involved. The Conventional Multipliers requires n steps to compute 
the product. Each step having two parts i.e., in first part LSB of multiplier is verified in each step, 
if it is one, then multiplicand is added to partial product else zero is added to product. In Second 
part, multiplicand is shifted left and multiplier is shifted right, discarding the bit which has been 
shifted out. The conventional multiplier like array multiplier requires (n-2)  n-bits carry save 
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adders and one n bit carry propagate adder for n bit multiplier, hence require more time, which 
decreases the speed of operation in complex DSP applications. In most DSP applications, speed 
is important criteria rather than accuracy, where truncated and Logarithmic multipliers are suited 
at most.  In truncated multipliers, some of less significant partial products are discarded and 
compensation is provided, that partly compensates for left out terms. The Logarithmic multipliers 
is an alternate to fixed or floating point multipliers, where rounding of products are acceptable. 
The Logarithmic multipliers convert multiplication and division problem into addition and 
subtraction respectively. The focus of Log Multiplier is to reduce errors with power consumption. 
The LUT based Log multiplier consumes more area to store Log and Antilog values, where as the 
Mitchell log multiplier requires few shift operations for log and antilog calculations which 
require less hardware overhead, resulting in high speed and less power consumption. 
 
Contribution: In this paper FPGA based Recursive Error Free Mitchell Log Multiplier for image 
filters is proposed. The error in 2x2 Mitchell log multiplier is corrected by introducing correction 
term. The higher order multipliers are derived from 2x2 error free multiplier using KOM parallel 
architecture.  
 
Organization: The paper is organized as follows: Section 2 proposes the Literature survey 
followed by basic Mitchell multiplier algorithm and KOM. Section 3 gives details of Hardware 
design and implementation of proposed FPGA based REFMLM. Section 4 provides the proposed 
REFMLM algorithm. Section 5 proposes the performance analysis and results. Section 6 contains 
conclusions followed by future work. 
 
2. RELATED WORK 
 
Fhsfk Patricio Bulic et al., [1] proposed iterative logarithmic multiplier and compared different 
multipliers in a logarithmic number system to achieve an arbitrary accuracy through an iterative 
procedure. The error correction was performed in parallel with the basic multiplication. The 
limitation of this method is increase in combinational delay with each added correction circuit. 
Hall et al., [2] described a method for rapid multiplication with simple digital circuit. The 
algorithm consists of computing approximate binary logarithms, adding or subtracting the 
logarithms and computing the approximate antilogarithm of the result. The algorithm is used in 
parallel digital filter application but not simpler to compute single products compared to array 
multipliers.  Abed and Sifred [3] proposed and implemented a unique 32-bit binary-to-binary 
logarithm converter CMOS. The converter calculates approximated logarithm in a single clock 
cycle and is implemented with pure combinational logic design. The fast  Leading One Detector 
(LOD) circuit and modified logarithmic shifter used in the logarithmic converter operate at high 
speed and consume less area. The errors are introduced due to logarithmic approximations. 
 
Abed and Sifred [4] presented VLSI implementation of a unique 32-bit antilogarithmic converter, 
which generates data for Digital Signal Processing (DSP) applications. This converter is 
implemented using combinational logic and computes antilogarithm in single clock cycle. 
McLaren [5] proposed a method to improve the accuracy of a logarithmic multiplier based on 
Mitchell’s algorithms for calculating logarithms and antilogarithms. The error in the product 
using proposed technique is dependent only on the binary fraction components of two 
multiplicands which offers area and power saving. Davide De Caro  et al., [6] proposed a 
technique based on mixed integer linear programming to obtain optimal co-efficient values that 
minimize the relative approximation error while using a reduced number of nonzero bits for the 
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co-efficient. The hardware implementation realizes the multiplication by a few shifts and 
additions, avoiding the use of full multipliers. This technique yields complex hardware for low-
precision implementations. 
 
Ramin Tajallipour et al., [7] proposed an efficient algorithm for computing decimal logarithm 
using 64 bit floating point arithmetic. The algorithm is based on digit by digit iterative 
computation that does not require lookup tables, curve fitting, decimal to binary conversion and 
division algorithms. Bryson R Payne et al., [8] made comparisons between CPU’s and GPU’s. 
The research examines that image processing convolution are performed in better way compared 
to CPU.  Muhammad Rais et al., [9] presented hardware design and implementation of FPGA 
based parallel architecture for standard and truncated multipliers. The proposed multiplier 
consumes less area compared to standard multipliers.   Gang Zhou et al., [10] presented efficient 
FPGA implementations of bit parallel mixed Karatsuba–Ofman multipliers (KOM) and Galois 
Field GF (2m). The common expression sharing and the complexity analysis on odd-term 
polynomials were introduced to achieve a lower gate bound than previous Application Specific 
Integrated Circuit (ASIC) discussions. The analysis was extended by using 4 input or 6 input 
lookup tables on FPGAs.  Kowada et al., [11] proposed reversible circuits for Karastuba’s 
algorithm to analyze computational complexity. The garbage disposal methods were discussed 
and compared with Bennet’s schemes. This circuits can be used in reversible computers which 
have the advantage of being very efficient in terms of energy consumption. 
 
Chip-Hong Chang and Ravi Kumar Satzoda [12] proposed an Adaptive Pseudo-carry 
Compensation Truncation (PCT) scheme which yields low average error among existing 
truncation methods. The proposed method achieves lower average. Atsushi Miyamoto et al., [13] 
proposed a systemic design approach to provide the optimized Rivest-Shamir-Adleman (RSA) 
processors based on high-radix Montgomery multipliers satisfying various requirements such as 
circuit area, operating time and resistance against side channel attacks. The proposed approach 
provides optimized data paths satisfying the the requirements by combining three data path 
architectures using different intermediate forms. The multiplier not best suited for cryptographic 
algorithms. 
 
2.1 Mitchell Log Multiplier (MLM) 
 
The MLM [14] is a Logarithmic Number System (LNS) multiplier which suits very well for 
applications where multiplication accuracy is not much of importance. In LNS multiplier, two 
operands are multiplied by finding their logarithms, adding the logarithm values and then 
calculating the antilogarithm of the sum to get required product of multiplier. The MLM 
generates approximated values of log and antilog values and are derived from following 
equations.  
Consider a binary number N in the interval , where k is first MSB position one in 
binary and is considered as characteristic number and j is LSB position. The Binary number N 
can be written as given in equations 1 and 2.   
2
k
i
i
i j
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=
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Where   is a bit value of the ith  position. Logarithmic value of N is given in equations 3 and 4. 
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Since k ≥ j, x will fall in the range 0≤ x <1. Where x is the fraction or mantissa, and j depends on 
the numbers precision (it is 0 for integer numbers). The logarithmic product of two binary 
numbers N1 and N2 is given in equation 5. 
 
2 1 2 1 2 2 1 2 2log ( ) log (1 ) log (1 )N N k k x x⋅ = + + + + +     (5) 
(log2 (1 + x)) is usually approximated as ‘x’ as given in equation 6 
2log (1 )x x+ =      (6) 
Substitute (6) in (5) 
    2 1 2 1 2 1 2log ( )N N k k x x⋅ = + + +                     (7) 
 
The logarithm of the product of two numbers is expressed as the sum of their characteristic 
numbers and mantissas as given in equation 7. 
 
For 16-bit numbers, characteristic number k1 and k2 ranges from 0 to 15, while mantissas x1 and 
x2 range in between 0 and 1. The product of MLM (PMLM) is obtained by applying antilog as 
given in equation 8. 
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The final approximation for the product requires the comparison of the sum of the mantissas with 
one. The sum of the characteristic numbers determines the most significant bit of the product. 
The sum of the mantissas is then scaled (shifted left) by 1 22k k+  or 1 2 12k k+ +  depending on the value 
of x1 + x2. If x1 + x2 < 1, the sum of mantissas is added to the most significant bit of product to 
complete the final result otherwise, the product is approximated only with the scaled sum of 
mantissas. The Mitchell multiplier produces a significant error percentage due to approximations 
made. The relative error increases with the number of bits with the value of one in the mantissas. 
An example of binary multiplications of two numbers with non power of two operands using 
MLM is given in Figure 1. The binary multiplication value using MLM is differing from actual 
multiplication value resulting in error. An example of binary multiplication of two numbers with 
at least one number having power of 2 using MLM is given in Figure 2. It is observed from 
example given in Figure1 that MLM has errors for operands with non powers of two. 
 
 
Figure1. Example of MLM with non powers of 2 operands. 
 
2.2  Error Correction terms for Mitchell multiplier by Mitchell. 
 
The error in Mitchell multiplier [14] is always positive so it can be reduced by successive 
multiplications by using analytical expression for the error correction. The Mitchell approximated 
product is given in equation 9. 
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The true product without approximation for Mitchell Log multiplier is given in equation 10.  
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The error between true product and approximated product is given in equation 11 for condition
1 2 1x x+ <   
                    
 Figure2. Example of MLM with one of the operand in powers of 2. 
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The error between true and approximated product for condition   1 2 1x x+ ≥    is given in 
equation 12.
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The equation 12 can be simplified by letting   = 1 − ′  and  = 1 − ,′ where ′  and ,′  are 
the two’s complement of  and x2 as given in equation 13. 
 
                                                       1 2 1 2 1 22 ( ' ') 1k ktrue MLMP P x x for x x+− = ⋅ + ≥                                     (13) 
The error in multiplication can be eliminated if these correction terms are added into the MLMP . 
The MLM with error correction is given using equation 14. 
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It is clearly observed from equation 14, that the corrected product consists of two extra 
multiplications, hence to correct error one more multiplier is required, which is again a 
disadvantage. So Mitchell corrections terms has drawback of successive multiplications. 
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2.3 Karatsuba Ofman Multiplier (KOM)[15] 
The high speed multiplier which is used to multiply two large numbers by decomposing each 
numbers into two half sized numbers. General multiplication of two n digit numbers need n2 
single digit products, where as KOM reduces at most to 3n (log23) = 3n (1.585) single digit 
multiplications and exactly n (log23) when n is a power of two. If n = 210 = 1024, in particular, the 
exact counts are (210)2 = 1,048,576 for general multiplications and 310 = 59,049 for KOM. 
Let a and b are two n-digit numbers to be multiplied using KOM are in radix 2 where n is 
restricted even. Decompose a and b into two parts as given in equation 15 and 16 respectively. 
                    
/2
,
n
L Ha a a z= +                                                                         (15)                                                                                     
/2
,
n
L Hb b b z= +                                                                           (16) 
Where aL = lower order bits varying from 0 to n/2-1, 
            bL = lower order bits varying from 0 to n/2-1, 
            aH =higher order bits varying from n/2 to n-1,and 
            bH = higher order bits varying from n/2 to n-1. 
The product of a and b using KOM is given in equation 17 
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Thus, we can compute the product Pkom from 4 half-sized products aLbL, aLbH, aHbL, and aHbH. 
Further these four half sized products can be reduced to three products at the cost of few more 
additions using equation 18. 
 
                                                     ( )( )L H H L L L H H L H H La b a b a b a b a a b b+ = + + − −                       (18) 
Substitute equation 17 in equation 18 to get optimized  Pkom given in equation 19. 
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                             (19) 
The multiplication of two operands in binary using KOM is described with an example in Figure 
3. The product of two operands has no error. 
3. PROPOSED FPGA BASED REFMLM FOR IMAGE FILTERS 
In this section, we describe a new approach to design higher order multiplier using KOM with 
basic 2x2 multiplier developed by EFMLM by introducing correction term. Since the proposed 
method use 2x2 EFMLM as basic multiplier for high order multipliers, the average error rate is 
zero. The proposed method is a combination of KOM and EFMLM with radix 2 decomposition 
as shown Figure 4. The 16x16 multiplier to be implemented is decomposed into smaller order 
multipliers using radix2 concept i.e., 16x16 is decomposed into 8x8 (4 multipliers), 4x4 (16 
multipliers) and 2x2 (64 Multipliers). The EFMLM is used in every 2x2 multiplication that 
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results in zero error. The KOM is used in every 4x4, 8x8 and 16x16 multiplications along with 
2x2 EFMLM to obtain error free multiplication values. 
 
Figure3. Example of KOM algorithm. 
 
Figure4. Proposed Recursive 16x16 Multiplier. 
 
3.1 Proposed Modified 2x2 Error Free MLM(EFMLM) 
 
The MLM produces error product due to approximations made during calculating log and antilog 
values. The MLM uses piecewise approximation of binary logarithmic curve, which attains actual 
value at powers of two values while calculating logarithm and antilogarithm values, hence for 
values having powers of two, errors don’t occur. Therefore MLM with any one or both operands 
with powers of two doesn’t produce error which leads in designing error free MLM. The 2x2 
MLM has 16 possible multiplication combinations. The 15 combinations have one or both 
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operands having a value of power of 2, hence zero error in products. The only one combination 
i.e. 11(2) x 11(2) has non powers of  2, hence error in product occur as shown in Table 1. The 
correction term is used to eliminate error in MLM to derive EFMLM. The MLM product for 11(2) 
x 11(2) is 1000(2) instead of actual product value 1001(2). The error in product is 1001(2) -1000(2) 
=0001(2).  The correction term value of 0001(2) is added to MLM product to eliminate error. The 
flow diagram of 2x2 EFMLM is as shown in Figure 5. The zero detector is used to check values 
of operands A and B for zero, if any operand is zero then the product is 0000(2), else Log values 
of A and B are computed. The antilog is used on summation of log A and log B to obtain MLM 
product. The product value is checked for 1000(2) and incremented by 1 to correct error in MLM 
product to obtain true product else MLM product will be the true product. 
 
Table 1.  Comparisons of MLMP with RMP for 2 Bit operands 
 
 
The multiplicand of 2x2 MLM is expressed using equation 20. 
                                                                     (20) 
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where Zi is the value of binary number at ith position. Similarly, the multiplier of 2x2 MLM is 
expressed as given in equation 21. 
                                                                                                                    (21) 
The product of 2x2 MLM is expressed as given in equation 22. 
 
                                                                          (22) 
The error in multiplication can be eliminated if the following correction terms are added to the
MLMP . 
The Error Free Mitchell log multiplier is given by equation 23.  
                                                              (23) 
The proposed modified EFMLM eliminates successive multiplication to correct errors as 
compared to Mitchell log multiplier. 
 
 
             Figure 5. Flow diagram of 2x2 EFMLM 
3.2 KOM in Proposed Model 
 
The KOM is high speed, parallel multiplier architecture. The product of KOM is given in 
equation 20. 
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Where z=2, for binary number system 
The architecture of KOM used in the proposed model is shown in Figure 6. The operands say a 
and b of size n bits are considered for multiplications. The each n bit operand is decomposed into 
two n/2 bits operands as aL,aH  of operand a and bL,bH of operand b.  The performance of KOM is 
enhanced using pipelined architecture concept as shown in Figure 7.  The architecture is 
organized into five stages viz., (i) Operand Decomposition stage (ii) Adder 1 stage, (iii) Adder 2 
stage, (iv) Adder 3 stage and (v) Operand Alignment stage. With pipelining implementation 
speed of multiplier is optimized. The Speed of pipelined KOM is double compared to non 
pipelined KOM. 
 
     Figure 6. KOM in proposed model            Figure 7. Pipelined Implementation of KOM in 
                                                                                      proposed  model. 
 
3.2.1 Throughput analysis of Pipelined KOM. 
 
The pipelined organization for throughput analysis in KOM is shown in Figure 8. To analyze 
throughput, the one clock period is considered for each operation in pipelined architecture. 
During first clock period n bit operands are decomposed into four n/2 bit operands and are sent to 
n/2 KOM stage. In the second period, the first n/2 KOM outputs product, which is Partial Product 
say pp1 for nth KOM stage. At third clock period, second n/2 gives product, which will be pp2 for 
n
th
 stage. During fourth period, third n/2 KOM produces product say pp3, simultaneously pp1 and 
pp2 are added in adder 1 of nth stage KOM. During fifth clock period, fourth n/2 KOM produces 
pp4, simultaneously pp3 is added with sum of pp1 and pp2 in adder 2 of nth KOM. In sixth clock 
period the product of fourth n/2 KOM pp4 is added with sums of pp1, pp2 and pp3 in adder 3 of 
n
th
 KOM. In seventh clock period, the product is aligned. In general the pipelined KOM require 
seven periods to obtain product. The KOM without pipeline require nine clock pulses such as one 
for operand decomposition, four for partial products generation, three for adders and one for 
product alignment. As the number of clock periods required by pipelined KOM are less by 2 
numbers compared to KOM without pipelined, hence the throughput is enhanced. 
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Figure 8. Pipelined organization for throughput analysis in KOM. 
 
3.3 Application of Proposed multiplier to fingerprint image smoothening through Gaussian 
filter. 
 
The Biometrics is used for person identification effectively since biometric traits cannot be 
shared or misplaced. The several biometric traits such as fingerprint, iris, palmprint, face, voice, 
signature etc., are used to authenticate a person. The biometric samples may be having some sort 
of noise with high frequency components, hence preprocessing is required to eliminate high 
frequency components using filters. The fingerprint database FVC2004 [16], is considered and 
Gaussian filter along with proposed multiplier is used to eliminate high frequency components in 
the preprocessing stage of biometric system. In Gaussian filters the fingerprint image is 
convolved with Gaussian kernel values to eliminate high frequency components. The 2-D, zero 
mean Gaussian function is given in equation (21) and is sampled and truncated to obtain 3x3 
Gaussian kernels as shown in Figure 9 for scaling factor 256. 
 
                                                              
2 2
2
( )
2
2
1( , )
2
x y
G x y e σ
piσ
− +
=                                                   (25) 
where σ  is standard deviation of the distribution 
 
Figure 9. Gaussian 3x3 Kernel windows for σ =1.0 with scaling factor 256. 
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The 3x3 matrix is considered from the fingerprint image and convolved with 3x3 Gaussian 
Kernel window using an equation 26. The convolution process is continued for entire image by 
shifting one column every time. 
                                                 
1 1
( , ) ( , ) ( , )
rows columns
i j
y m n h i j x m i n j
= =
= ⋅ − −∑ ∑                                   (26) 
where   x is the input fingerprint image. 
            h is the filter mask.            
            y is the output image. 
            rows is number of rows in fingerprint image. 
            columns is number of columns in fingerprint image. 
 
3.3.1 Hardware Implementation for Fingerprint Image filtering. 
 
The fingerprint image is filtered using Gaussian kernel and proposed multiplier, by adopting 
convolution and the corresponding architecture is shown in Figure 10. The architecture consists 
of three First in First out (FIFO) buffers to read first three rows of fingerprint image at every 
rising edge of clock. 
 
Figure10. Fingerprint filter implementation with proposed multiplier architecture 
 
The first three elements of each buffer are placed in register window to constitute 3x3 Finger 
print image matrix. The Gaussian Kernel window of size 3x3 is convolved with 3x3 register 
window using proposed multiplier and Carry Save Adders (CSA). The register window of 
fingerprint image is shifted right by one column and convolved with Gaussian Kernel and this 
process is continued till the end column of image to complete process for first three  rows of an  
image. The rows are shifted down by one to consider second, third and fourth rows for 
convolution process and are continued till end row of the fingerprint image to complete 
convolution process with whole fingerprint image. 
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4. ALGORITHM 
Problem Definition: The higher order efficient error free multiplier is designed by combining 2x2 
REFMLM and KOM. The Proposed multiplier is used to convolve finger print image with 
Gaussian Filter kernel window of size 3x3, to enhance image quality for fingerprint applications. 
 
The objectives are: 
1. Design of error free higher order multiplier. 
2. To use proposed multiplier in Gaussian smoothing filter for noise removal in finger print 
images, thereby increasing Peak Signal to Noise Ratio (PSNR) of image. 
The proposed algorithm is product implementation of REFMLM and KOM as given in Table 2. 
The KOM product equations are given in equation 27. 
                                                             
/2
/2
( ) ( )
( 1 2) ( )
n n
KOM L L L H H L H H
n n
P a b a b a b z a b z
low mid mid z high z
= + + +
= + + +
                          (27) 
Where Low= aLbL, Mid1= aHbL, Mid2= aLbH and High= aHbH. The equation 23 is used to 
decompose n x n multiplier till 2x2 stages. The REFMLM is designed for 2 x 2 stage with error 
correction term. 
Table 2. Proposed Multiplier Algorithm 
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5. DEFINITIONS OF PERFORMANCE PARAMETERS 
5.1.1 Error Rate (ER) 
The percentage of error present in logarithmic multiplier and is measured with equation 28 
                                                     (28) 
Where Ptrue - the true product of multiplication,  
           Perror- error product obtained from Log multiplier. 
The maximum value of ER is called Maximum Error Rate (MER). 
 
5.1.2 Average Error Rate(AER) 
 
The mean value of error between true and error product is AER given in equation 29. 
                                                                                                  (29) 
Where error = true errorP P− . 
   n= Number of multiplications carried. 
 
5.1.3 Mean Square Error (MSE) 
 
The cumulative squared error between the corrupted and the original image and is given in 
equation 30. 
                                                                                            (30) 
Here ( , )bI i j = Base image, 
        ( , )cI i j =Corrupted Image, 
        M = number of rows in an image and  
        N = number of columns in an image. 
5.1.4 Peak Signal to Noise Ratio(PSNR) 
 
The Signal with respect to noise between corrupted and the original image and is measured using 
PSNR equation 31. 
                                                                                                   (31) 
 
Here R is the maximum fluctuation in the input image data type. For example, if the input image 
has a double-precision floating-point data type, then R is 1. If it has an 8-bit unsigned integer data 
type, R is 255. 
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5.2 Performance Results 
 
5.2.1 Device Utilisation 
 
All designs referred are implemented using Very High Speed Integrated Circuit (VHSIC) 
Hardware Description Language (VHDL). Multipliers are designed and implemented on Spartan 
3 family device, XC3S1500-5fg320. CAD tool used for design implementation in Xilinx ISE 9.2i 
release. The VHDL implemented proposed multiplier is simulated using Modelsim 5.7g and then 
place-and-routed using Xilinx ISE. 
 
Table3. Comparison of area utilizations for existing and proposed non pipelined multipliers. 
 
 
 
Table 4. Comparison of area utilizations for existing and proposed pipelined multipliers 
 
 
 
The area utilizations in terms of slices, LUT’s and IOB’s of proposed non pipelined and pipelined 
multipliers is compared with existing algorithm[18] are given in Table 3 and Table 4 
respectively. The three stage error correction term in existing MLM [18] increases the area 
utilization. It’s clearly observable that proposed multiplier need less area compared to existing 
log multiplier with 3 ECC since it uses 2x2 error free MLM. The error free 2x2 MLM is used 
recursively in KOM to derive high order multipliers. The area utilization is reduced in proposed 
method compared to existing method since only one error correction term is required in base 
MLM. 
5.2.2 Operating frequency (Speed) 
Operating frequency of the device is a measure of how fast the output is obtained for given input 
combinations. Operating frequency of existing multipliers and proposed multipliers are compared 
in Table 5. The proposed multiplier operating speed is high with non pipelined architecture. The 
operating speed  of proposed multiplier with pipelined multiplier is less in case of proposed 
method compared to existing method since there exists clock latency between stages of 
multipliers. 
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Table5. Operating frequency comparisons of proposed and existing multipliers 
Multiplier Non-pipelined(MHz) Pipelined(MHz) 
MA [18] 50.554 
- 
OD-MA [18] 40.330 
- 
BB [18] 58.075 153.335 
BB+1ECC [18] 50.180 153.335 
BB+2ECC [18] 41.429 153.335 
BB+3ECC [18] 37.826 153.335 
PROPOSED 66.909 130.511 
 
5.2.3 Multiplier Error 
 
The AER and MER values of proposed architecture are compared with existing architecture for 
16x16 multipliers are given in Table 6 
 
Table6. Error comparisons of proposed and existing multipliers. 
Multiplier (16X16) AER MER 
MA [18] 3.82% 11.11% 
OD-MA [18] 3.53% 11.11% 
BB[18] 9.41% 25% 
BB+1CT [18] 0.98% 6.25% 
BB+2CT [18] 0.11% 1.56% 
BB+3CT [18] 0.01% 0.39% 
Proposed(with Error Correction) 0.00% 0.00% 
 
The AER value is high for Mitchell Algorithm (MA) i.e., 3.82% as against AER value of 0.00% 
in proposed multiplier. The MER value is high for Mitchelle Algorithm (MA) i.e., 11.11% as 
against MER value of 0.00% in the proposed multiplier. It is observed that the AER and MER 
values are 0.00% compared to existing multipliers having the values more than zero since the 
error in basic 2x2 multiplier is already corrected, hence error is not propagated to higher order 
KOM architecture. 
 
5.2.4 RTL Schematics 
 
 
Figure 11. RTL schematics of proposed multiplier on XC3S1500-5fg320 FPGA. 
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The Register transfer Level of Proposed EFMLM is shown in Fig 11. The 8x8 EFMLM is 
targeted on Spartan 3 FPGA family device XC3S1500-5fg320. It is observed that the proposed 
architecture consumes only 912 LUT’s for 16x16 Non-Pipelined multiplier. 
 
5.2.4b Comparison of 4x4 REFMLM multiplier using different parameters. 
 
The proposed 4x4 multiplier is compared with existing multipliers for different performance 
parameters are given in Table 7. The zero error is achieved through BB+3ECC with 117 LUTs, 
but the proposed technique with error correction term achieves same zero error with only 33 
LUTs 
Table 7.  Comparisons of proposed 4x4 REFMLM with existing multipliers. 
 
Parameters LUT’s % AER % MER Maximum 
Combinational 
Path Delay  (ns) 
Mitchell[18] 53 5.5185 11.11 17.638 
ODMA[18] 124 3.58515 7.2453 26.499 
BB[18] 50 5.05925 21.77 12.800 
BB+1ECC[18] 88 0.28889 4 16.221 
BB+2ECC[18] 109 0.0074007 0.4444 18.737 
BB+3ECC[18] 117 0.000000 0.000 19.083 
Proposed Without Error 
Correction 
33 1.7629 11.111 16.603 
Proposed  with Error 
Correction 
33 0.00000 0.0000 16.638 
 
 
Figure12. Comparison of AER for Proposed Mitchell,  ODMA and Basic Block 
 
The delay of the proposed multiplier is 16.638 ns compared to 19.083 ns in case of BB+3ECC. If 
an error is allowed to propagate in 2x2 mitchell to build 4x4 multiplier, the AER of 1.7629% is 
obtained as shown in Table 7. The graph  has been plotted to show AER values of proposed 4x4 
multiplier for 134 unique combinations of multiplications is shown in Figure 12. The value of 
AER is less in the proposed multiplier with error propagation compared to mitchell, ODMA and 
BB. 
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The Table 8 shows the Relative error rate of proposed with and without error correction terms of  
2x2 multiplier propagated to 4x4 multiplier. The different values of relative error rates are 
compared with BB, BB+1ECC and BB+2ECC. 
 
Table 8. Comparison of relative error rates of proposed 4x4 multiplier with different existing 
multipliers. 
 
 
 
5.2.5  4x4 Multiplier extended to 16x16 multiplier. 
 
The comparisons of 4x4 error free BB+3ECC, Iterative BB+3ECC and proposed error correction 
when extended to 16x16 multipliers are shown in Table 9. The proposed error correction will 
utilize 733 LUTs since the BB+3ECC method requires repetitive error correction circuits. 
 
Table 9.  Comparison of proposed 16x16 multiplier with error free BB+3ECC 16x16 multiplier 
 
Parameters Error free BB+3ECC 
extended to 
16x16(KOM) 
BB+3ECC 
Iterative Multiplier 
Proposed with EC 
16x16 
Hardware Utilizations 
(Number of 4 input  
LUT’s) 
1888 1438 733 
Maximum 
Combinational Path 
Delay  (ns) 
61.181 41.555 53.837 
 
5.2.6 Noise Reduction in fingerprint image using proposed multiplier 
 
The noise in fingerprint image is random and is generated  by scanners. The noise in image may 
be of Gaussian noise, Salt and Pepper noise, shot noise, Quantization noise etc. The fingerprint 
image is considered from FVC2004 database for noise analysis. The salt and Pepper noise is 
added  to the original fingerprint image. The Gaussian filters are used to eliminate salt and pepper 
noise in fingerprint image with ODMA, Iterative Log Multiplier (3ECC) and proposed multiplier 
shown in Figure 13. 
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(a)              (b)                   (c)                 (d)                     (e) 
 
(a) Original Fingerprint, (b) Salt and pepper noise added to base image, (c) Smoothened  image 
using ODMA multiplier in filter,  (d)  Smoothened  image using pipelined log multiplier with 
3ECC in filter, (e) Smoothened image using proposed multiplier in filter. 
 
Figure 13. Gaussian Smoothening to remove noise in fingerprint image using different 
multipliers. 
 
The salt and pepper added to the original fingerprint is eliminated effectively using proposed 
multiplier compared to existing multilpliers such as ODMA and BB+3ECC in Gaussian 
smoothing. The PSNR values of corrupted image with noise and smoothened images are 
tabulated  in Table 10 for scaling factors of Gaussian  kernels 256. The percentage Salt and 
pepper noise levels are varied from 10 to 40. The PSNR values decreases as percentage of noise 
level increases. It is observed that the proposed  multiplier has better PSNR compared to existing 
multipliers for all noise levels, since the 8x8 multiplier designed is error free which is corrected 
using error correction circuit.  
 
Table 10. Comparisions of PSNR values for proposed and existing multipliers with Gaussian 
filter 
 
 
 
6. CONCLUSIONS 
 
In this paper, we have proposed a new approach to derive Recursive Error Free Mitchell Log 
Multiplier (REFMLM), which is used in KOM for digital image processing applications. The 
proposed multiplier is combination of 2x2 EFMLM with parallel KOM architecture. The 
EFMLM is based on introducing correction term for 2x2 Mitchell log multiplier when both 
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multiplicand and multiplier has binary value 11(2). The 2x2 EFMLM is used as basic multiplier 
block for KOM and extended upto 16x16 multiplier. The multiplier is used in convolution of 
noisy fingerprint image with Gaussian mask to derive filtered fingerprint image to enhance the 
quality of fingerprint image for biometric identification. The performance parameters such as 
area utilization, speed, error and PSNR are better in the case of proposed architecture compared 
to existing architectures. In Future the 4x4 error free multiplier can be designed and extended to 
higher order multipliers. 
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